[PATCH] D99317: [RISCV] Add RISCVISD opcodes for CLZW and CTZW.

Hsiangkai Wang via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Mar 31 02:35:19 PDT 2021

Previous message: [PATCH] D99644: [WebAssembly] Raname a test and fix comments
Next message: [PATCH] D99317: [RISCV] Add RISCVISD opcodes for CLZW and CTZW.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

HsiangKai accepted this revision.
HsiangKai added a comment.
This revision is now accepted and ready to land.

LGTM.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D99317/new/

https://reviews.llvm.org/D99317

Previous message: [PATCH] D99644: [WebAssembly] Raname a test and fix comments
Next message: [PATCH] D99317: [RISCV] Add RISCVISD opcodes for CLZW and CTZW.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list