[llvm] 73adc05 - [GlobalISel] Fix -Wunused-variable in -DLLVM_ENABLE_ASSERTIONS=off builds after D99463

[Fangrui Song via llvm-commits]

Author: Fangrui Song
Date: 2021-03-30T12:52:56-07:00
New Revision: 73adc05cedb2da5c0f4b83a26478203937e3f501

URL: https://github.com/llvm/llvm-project/commit/73adc05cedb2da5c0f4b83a26478203937e3f501
DIFF: https://github.com/llvm/llvm-project/commit/73adc05cedb2da5c0f4b83a26478203937e3f501.diff

LOG: [GlobalISel] Fix -Wunused-variable in -DLLVM_ENABLE_ASSERTIONS=off builds after D99463

Added: 
    

Modified: 
    llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp

Removed: 
    


################################################################################
diff  --git a/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp b/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp
index 07067c3a77d2..d5f0b51e339e 100644
--- a/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp
+++ b/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp
@@ -760,6 +760,7 @@ bool AArch64LegalizerInfo::legalizeRotate(MachineInstr &MI,
   // is 64b with an extension.
   Register AmtReg = MI.getOperand(2).getReg();
   LLT AmtTy = MRI.getType(AmtReg);
+  (void)AmtTy;
   assert(AmtTy.isScalar() && "Expected a scalar rotate");
   assert(AmtTy.getSizeInBits() < 64 && "Expected this rotate to be legal");
   auto NewAmt = Helper.MIRBuilder.buildSExt(LLT::scalar(64), AmtReg);