[PATCH] D99586: [AArch64] Default to zero-cycle-zeroing FP registers.

Jessica Paquette via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Mar 30 09:24:52 PDT 2021

Previous message: [llvm] f069000 - [RISCV] Remove floating point condition code legalization from lowerFixedLengthVectorSetccToRVV.
Next message: [PATCH] D99586: [AArch64] Default to zero-cycle-zeroing FP registers.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

paquette accepted this revision.
paquette added a comment.
This revision is now accepted and ready to land.

LGTM


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D99586/new/

https://reviews.llvm.org/D99586

Previous message: [llvm] f069000 - [RISCV] Remove floating point condition code legalization from lowerFixedLengthVectorSetccToRVV.
Next message: [PATCH] D99586: [AArch64] Default to zero-cycle-zeroing FP registers.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list