[PATCH] D99492: [RISCV] "V" Extention coming with "F" "D" "Zfh" Extentions

[Luke via Phabricator via llvm-commits]

luke957 added inline comments.


================
Comment at: llvm/lib/Target/RISCV/RISCVISelLowering.cpp:139
+    for (MVT VT : F64VecVTs)
+      addRegClassForRVV(VT);
 
----------------
Jim wrote:
> It is incorrect. Only Zfh imply F enabled and D imply F enabled.
Yeah, I should find another way to solve the crash problem.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D99492/new/

https://reviews.llvm.org/D99492