[PATCH] D98801: [NFC][RISCV] Add test showing wrong stack slot for GPR and RVV spilled registers

Roger Ferrer Ibanez via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Mar 29 10:03:36 PDT 2021


This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG3abd0bacc2c5: [NFC][RISCV] Add test showing wrong stack slot for GPR and RVV spilled registers (authored by rogfer01).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D98801/new/

https://reviews.llvm.org/D98801

Files:
  llvm/test/CodeGen/RISCV/rvv/wrong-stack-slot-rv32.mir
  llvm/test/CodeGen/RISCV/rvv/wrong-stack-slot-rv64.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D98801.333917.patch
Type: text/x-patch
Size: 3726 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210329/1555ee91/attachment.bin>


More information about the llvm-commits mailing list