[PATCH] D99492: [RISCV] "V" Extention coming with "F" "D" "Zfh"
Jim Lin via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Mar 29 03:28:24 PDT 2021
Jim added inline comments.
================
Comment at: llvm/lib/Target/RISCV/RISCVISelLowering.cpp:139
+ for (MVT VT : F64VecVTs)
+ addRegClassForRVV(VT);
----------------
It is incorrect. Only Zfh imply F enabled and D imply F enabled.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D99492/new/
https://reviews.llvm.org/D99492
More information about the llvm-commits
mailing list