[PATCH] D98920: [RISCV] Add constraint for rvv indexed loads.

[Zakk Chen via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rG9049cf77e394: [RISCV] Add constraint for RVV indexed loads. (authored by khchen).

Changed prior to commit:
  https://reviews.llvm.org/D98920?vs=332661&id=333550#toc

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D98920/new/

https://reviews.llvm.org/D98920

Files:
  llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-gather.ll
  llvm/test/CodeGen/RISCV/rvv/mgather-sdnode.ll
  llvm/test/CodeGen/RISCV/rvv/vloxei-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vloxei-rv64.ll
  llvm/test/CodeGen/RISCV/rvv/vluxei-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vluxei-rv64.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D98920.333550.patch
Type: text/x-patch
Size: 137789 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210326/cecfdad9/attachment-0001.bin>