[PATCH] D99367: [RISCV] When custom iseling masked loads/stores, copy the mask into V0 instead of virtual register.

[Craig Topper via Phabricator via llvm-commits]

craig.topper updated this revision to Diff 333481.
craig.topper added a comment.
Herald added subscribers: qcolombet, MatzeB.

Add test that previously failed.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D99367/new/

https://reviews.llvm.org/D99367

Files:
  llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-load-fp.ll
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-load-int.ll
  llvm/test/CodeGen/RISCV/rvv/mgather-sdnode.ll
  llvm/test/CodeGen/RISCV/rvv/regalloc-fast-crash.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D99367.333481.patch
Type: text/x-patch
Size: 21436 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210326/80154b8e/attachment.bin>