[PATCH] D99339: [MCA] Support carry-over instructions for in-order processors

[Andrew Savonichev via Phabricator via llvm-commits]

asavonic created this revision.
asavonic added reviewers: andreadb, foad.
Herald added subscribers: kerbowa, gbedwell, hiraditya, nhaehnle, jvesely.
asavonic requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.

Instructions that have more uops than the processor's IssueWidth are
issued in multiple cycles.

The patch fixes PR49712.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D99339

Files:
  llvm/include/llvm/MCA/Stages/InOrderIssueStage.h
  llvm/lib/MCA/Stages/InOrderIssueStage.cpp
  llvm/test/tools/llvm-mca/AArch64/Cortex/A53-carry-over.s
  llvm/test/tools/llvm-mca/AMDGPU/gfx10-double.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D99339.333297.patch
Type: text/x-patch
Size: 11572 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210325/5a1f0dd8/attachment.bin>