[PATCH] D98801: [NFC][RISCV] Add test showing wrong stack slot for GPR and RVV spilled registers

Roger Ferrer Ibanez via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Mar 22 10:28:41 PDT 2021


rogfer01 updated this revision to Diff 332354.
rogfer01 retitled this revision from "[NFC][RISCV] Wrong stack slot for GPR and RVV spilled registers" to "[NFC][RISCV] Add test showing wrong stack slot for GPR and RVV spilled registers".
rogfer01 added a comment.

ChangeLog:

- Clarify the purpose of the change.
- Adjust syntax of the IR input.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D98801/new/

https://reviews.llvm.org/D98801

Files:
  llvm/test/CodeGen/RISCV/rvv/wrong-stack-slot-rv32.mir
  llvm/test/CodeGen/RISCV/rvv/wrong-stack-slot-rv64.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D98801.332354.patch
Type: text/x-patch
Size: 3336 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210322/42128ade/attachment.bin>


More information about the llvm-commits mailing list