[PATCH] D99040: [RISCV] Add scheduler classes for the Zba and Zbb extensions.
Craig Topper via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Sun Mar 21 10:34:51 PDT 2021
craig.topper created this revision.
craig.topper added reviewers: asb, luismarques, jrtc27, evandro, frasercrmck.
Herald added subscribers: StephenFan, vkmr, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, shiva0217, kito-cheng, niosHD, sabuasal, simoncook, johnrusso, rbar, hiraditya.
craig.topper requested review of this revision.
Herald added a subscriber: MaskRay.
Herald added a project: LLVM.
I've used IALU for the simplest operations from Zbb:
min, minu, max, maxu, sext.b, sext.h, zext.h, andn, orn, xnor
I've put add.uw in IALU32 and slli.uw in ShiftImm32.
Remaining instructions have received new classes.
All 3 sh*add are grouped together. sh*add.uw are grouped together.
Rotate left and right are together. Everything else got their own
class containing one instruction.
I think what I have here is the minimum granularity we need. I
could be convinced that we need more classes.
Repository:
rG LLVM Github Monorepo
https://reviews.llvm.org/D99040
Files:
llvm/lib/Target/RISCV/RISCVInstrInfoB.td
llvm/lib/Target/RISCV/RISCVSchedRocket.td
llvm/lib/Target/RISCV/RISCVSchedSiFive7.td
llvm/lib/Target/RISCV/RISCVSchedule.td
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D99040.332166.patch
Type: text/x-patch
Size: 14006 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210321/1cb20c4b/attachment.bin>
More information about the llvm-commits
mailing list