[PATCH] D98977: [ARM] Use ProcResGroup in Cortex-M7 scheduling model

David Penry via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Mar 19 11:50:43 PDT 2021


dpenry created this revision.
Herald added subscribers: danielkiss, gbedwell, hiraditya, kristof.beyls.
Herald added a reviewer: andreadb.
dpenry requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.

Used to model structural hazards on FP issue, where some
instructions take up 2 issue slots and others one as well
as similar structural hazards on load issue, where some
instructions take up two load lanes and others one.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D98977

Files:
  llvm/lib/Target/ARM/ARMScheduleM7.td
  llvm/test/tools/llvm-mca/ARM/m7-fp.s
  llvm/test/tools/llvm-mca/ARM/m7-int.s
  llvm/test/tools/llvm-mca/ARM/m7-negative-readadvance.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D98977.331964.patch
Type: text/x-patch
Size: 12016 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210319/a6642932/attachment.bin>


More information about the llvm-commits mailing list