[PATCH] D98629: [RISCV] Spilling for Zvlsseg registers.

Fraser Cormack via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Mar 17 10:32:39 PDT 2021

Previous message: [PATCH] D98629: [RISCV] Spilling for Zvlsseg registers.
Next message: [PATCH] D98629: [RISCV] Spilling for Zvlsseg registers.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

frasercrmck accepted this revision.
frasercrmck added a comment.

LGTM too, thanks.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D98629/new/

https://reviews.llvm.org/D98629

Previous message: [PATCH] D98629: [RISCV] Spilling for Zvlsseg registers.
Next message: [PATCH] D98629: [RISCV] Spilling for Zvlsseg registers.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list