[PATCH] D98561: [RISCV] Support masked load/store for fixed vectors.
Craig Topper via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Mar 17 10:27:59 PDT 2021
This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG696ddef569a8: [RISCV] Support masked load/store for fixed vectors. (authored by craig.topper).
Changed prior to commit:
https://reviews.llvm.org/D98561?vs=330704&id=331308#toc
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D98561/new/
https://reviews.llvm.org/D98561
Files:
llvm/lib/Target/RISCV/RISCVISelLowering.cpp
llvm/lib/Target/RISCV/RISCVISelLowering.h
llvm/lib/Target/RISCV/RISCVTargetTransformInfo.h
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-load-fp.ll
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-load-int.ll
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-store-fp.ll
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-store-int.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D98561.331308.patch
Type: text/x-patch
Size: 100049 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210317/5a9389d1/attachment-0001.bin>
More information about the llvm-commits
mailing list