[PATCH] D96197: [CSSPGO] Add switches to control prelink/postlink inline separately

Wenlei He via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sat Mar 13 11:55:21 PST 2021

Previous message: [PATCH] D98587: [X86] Optimize vXi8 MULHS on targets where we can't sign_extend to the next register size.
Next message: [PATCH] D98588: [InstCombine] Restrict a GEP transform to avoid changing provenance
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

wenlei abandoned this revision.
wenlei added a comment.

Will revisit after CSSPGO tuning settles.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D96197/new/

https://reviews.llvm.org/D96197

Previous message: [PATCH] D98587: [X86] Optimize vXi8 MULHS on targets where we can't sign_extend to the next register size.
Next message: [PATCH] D98588: [InstCombine] Restrict a GEP transform to avoid changing provenance
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list