[PATCH] D97634: [DAGCombiner] Optimize 1-bit smulo to AND+SETNE.

Simon Pilgrim via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sat Mar 13 04:18:40 PST 2021

Previous message: [PATCH] D98577: [InlineCost] Compute the savings of switch statements and SROA in the cost benefit analysis
Next message: [PATCH] D97634: [DAGCombiner] Optimize 1-bit smulo to AND+SETNE.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

RKSimon accepted this revision.
RKSimon added a comment.
This revision is now accepted and ready to land.

OK, happy for this to be treated as a fold. LGTM


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D97634/new/

https://reviews.llvm.org/D97634

Previous message: [PATCH] D98577: [InlineCost] Compute the savings of switch statements and SROA in the cost benefit analysis
Next message: [PATCH] D97634: [DAGCombiner] Optimize 1-bit smulo to AND+SETNE.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list