[PATCH] D96263: [RISCV] Support scalable-vector masked gather operations

Fraser Cormack via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Mar 12 06:54:34 PST 2021


frasercrmck updated this revision to Diff 330231.
frasercrmck added a comment.

- rebase
- legalize addressing mode in pre-legalize DAGCombine
- lower to intrinsics to limit pattern bloat
- test vectors that need splitting


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D96263/new/

https://reviews.llvm.org/D96263

Files:
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/lib/Target/RISCV/RISCVISelLowering.h
  llvm/test/CodeGen/RISCV/rvv/mgather-sdnode.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D96263.330231.patch
Type: text/x-patch
Size: 106612 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210312/8bab1a6c/attachment.bin>


More information about the llvm-commits mailing list