[PATCH] D98042: [PowerPC] Implement patterns for PC-Rel zextload/extload byte loads

Amy Kwan via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Mar 10 10:19:09 PST 2021


This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG8b540c542ce3: [PowerPC] Implement patterns for PC-Rel zextload/extload byte loads (authored by amyk).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D98042/new/

https://reviews.llvm.org/D98042

Files:
  llvm/lib/Target/PowerPC/PPCInstrPrefix.td
  llvm/test/CodeGen/PowerPC/pcrel-byte-loads.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D98042.329705.patch
Type: text/x-patch
Size: 5896 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210310/92c40250/attachment.bin>


More information about the llvm-commits mailing list