[PATCH] D98356: [MCA] Support in-order CPUs with MicroOpBufferSize=1

[Jay Foad via Phabricator via llvm-commits]

foad created this revision.
foad added reviewers: asavonic, andreadb, atrick.
Herald added subscribers: kerbowa, gbedwell, hiraditya, nhaehnle, jvesely.
foad requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.

Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D98356

Files:
  llvm/lib/MCA/HardwareUnits/RetireControlUnit.cpp
  llvm/test/tools/llvm-mca/AMDGPU/gfx10-add-sequence.s
  llvm/test/tools/llvm-mca/AMDGPU/lit.local.cfg

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D98356.329673.patch
Type: text/x-patch
Size: 4498 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210310/7570e000/attachment.bin>