[llvm] b627802 - Remove unused variable (rolling it into an assert)
David Blaikie via llvm-commits
llvm-commits at lists.llvm.org
Tue Mar 9 16:07:55 PST 2021
Author: David Blaikie
Date: 2021-03-09T16:06:44-08:00
New Revision: b627802e81ee5ab176f9e8b318e01f73c1e961b9
URL: https://github.com/llvm/llvm-project/commit/b627802e81ee5ab176f9e8b318e01f73c1e961b9
DIFF: https://github.com/llvm/llvm-project/commit/b627802e81ee5ab176f9e8b318e01f73c1e961b9.diff
LOG: Remove unused variable (rolling it into an assert)
Added:
Modified:
llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp
Removed:
################################################################################
diff --git a/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp b/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp
index 19fa4973a2b0..130416a04c6d 100644
--- a/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp
+++ b/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp
@@ -692,7 +692,6 @@ bool applyDupLane(MachineInstr &MI, MachineRegisterInfo &MRI,
assert(MI.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);
Register Src1Reg = MI.getOperand(1).getReg();
const LLT SrcTy = MRI.getType(Src1Reg);
- const LLT DstTy = MRI.getType(MI.getOperand(0).getReg());
B.setInstrAndDebugLoc(MI);
auto Lane = B.buildConstant(LLT::scalar(64), MatchInfo.second);
@@ -701,7 +700,8 @@ bool applyDupLane(MachineInstr &MI, MachineRegisterInfo &MRI,
// For types like <2 x s32>, we can use G_DUPLANE32, with a <4 x s32> source.
// To do this, we can use a G_CONCAT_VECTORS to do the widening.
if (SrcTy == LLT::vector(2, LLT::scalar(32))) {
- assert(DstTy.getNumElements() == 2 && "Unexpected dest elements");
+ assert(MRI.getType(MI.getOperand(0).getReg()).getNumElements() == 2 &&
+ "Unexpected dest elements");
auto Undef = B.buildUndef(SrcTy);
DupSrc = B.buildConcatVectors(SrcTy.changeNumElements(4),
{Src1Reg, Undef.getReg(0)})
More information about the llvm-commits
mailing list