[PATCH] D95016: [Clang][RISCV] Add custom TableGen backend for riscv-vector intrinsics.

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Mar 8 14:54:44 PST 2021

Previous message: [llvm] 535a419 - [AIX][TLS] Generate 64-bit general-dynamic access code sequence
Next message: [PATCH] D95016: [Clang][RISCV] Add custom TableGen backend for riscv-vector intrinsics.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

craig.topper added a comment.

LGTM. @jrtc27 are you ok with this?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D95016/new/

https://reviews.llvm.org/D95016

Previous message: [llvm] 535a419 - [AIX][TLS] Generate 64-bit general-dynamic access code sequence
Next message: [PATCH] D95016: [Clang][RISCV] Add custom TableGen backend for riscv-vector intrinsics.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list