[PATCH] D97545: [AMDGPU] Remove SI_MASK_BRANCH

[Ruiling, Song via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rGf0ccdde3c9ab: [AMDGPU] Remove SI_MASK_BRANCH (authored by ruiling).

Changed prior to commit:
  https://reviews.llvm.org/D97545?vs=326678&id=329168#toc

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D97545/new/

https://reviews.llvm.org/D97545

Files:
  llvm/lib/Target/AMDGPU/AMDGPUMCInstLower.cpp
  llvm/lib/Target/AMDGPU/SIInsertSkips.cpp
  llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
  llvm/lib/Target/AMDGPU/SIInstructions.td
  llvm/test/CodeGen/AMDGPU/coalescer-extend-pruned-subrange.mir
  llvm/test/CodeGen/AMDGPU/coalescer-subranges-another-prune-error.mir
  llvm/test/CodeGen/AMDGPU/coalescer-subregjoin-fullcopy.mir
  llvm/test/CodeGen/AMDGPU/coalescer-with-subregs-bad-identical.mir
  llvm/test/CodeGen/AMDGPU/collapse-endcf2.mir
  llvm/test/CodeGen/AMDGPU/insert-skips-flat-vmem-ds.mir
  llvm/test/CodeGen/AMDGPU/insert-skips-gws.mir
  llvm/test/CodeGen/AMDGPU/insert-skips-ignored-insts.mir
  llvm/test/CodeGen/AMDGPU/loop_header_nopred.mir
  llvm/test/CodeGen/AMDGPU/memory-legalizer-atomic-insert-end.mir
  llvm/test/CodeGen/AMDGPU/optimize-exec-masking-pre-ra.mir
  llvm/test/CodeGen/AMDGPU/optimize-if-exec-masking.mir
  llvm/test/CodeGen/AMDGPU/readlane_exec0.mir
  llvm/test/CodeGen/AMDGPU/skip-branch-taildup-ret.mir
  llvm/test/CodeGen/AMDGPU/spill-before-exec.mir
  llvm/test/CodeGen/AMDGPU/subreg-split-live-in-error.mir
  llvm/test/CodeGen/AMDGPU/undefined-physreg-sgpr-spill.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D97545.329168.patch
Type: text/x-patch
Size: 41196 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210309/8cd3cf66/attachment.bin>