[PATCH] D98011: [X86] Adding one flag to imply whether the instruction should check the predicate when compress EVEX instructions to VEX encoding.

[LiuChen via Phabricator via llvm-commits]

LiuChen3 updated this revision to Diff 328922.
LiuChen3 added a comment.

Rebase and address Pengfei and Craig's comments.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D98011/new/

https://reviews.llvm.org/D98011

Files:
  llvm/lib/Target/X86/X86EvexToVex.cpp
  llvm/lib/Target/X86/X86InstrFormats.td
  llvm/lib/Target/X86/X86InstrSSE.td
  llvm/utils/TableGen/X86EVEX2VEXTablesEmitter.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D98011.328922.patch
Type: text/x-patch
Size: 7241 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210308/93a32e6f/attachment.bin>