[PATCH] D96961: [AArch64][SVE][DAGCombine] Factor out redundant SVE mul/fmul intrinsics
Joe Ellis via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Mar 5 03:00:37 PST 2021
joechrisellis abandoned this revision.
joechrisellis added a subscriber: paulwalker-arm.
joechrisellis added a comment.
After some discussion with @paulwalker-arm we think this might be better placed as an IR-level optimisation in `SVEIntrinsicOpts.cpp`. Therefore, I am going to abandon this revision and create a new one. 🙂
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D96961/new/
https://reviews.llvm.org/D96961
More information about the llvm-commits
mailing list