[PATCH] D96122: [GlobalISel] Start using vectors in GISelKnownBits

[Petar Avramovic via Phabricator via llvm-commits]

Petar.Avramovic updated this revision to Diff 327778.
Petar.Avramovic added a comment.

Removed isVector checks for non-Vector opcodes. Use Register instead of unsigned.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D96122/new/

https://reviews.llvm.org/D96122

Files:
  llvm/lib/CodeGen/GlobalISel/GISelKnownBits.cpp
  llvm/test/CodeGen/AMDGPU/GlobalISel/combine-urem-pow-2.mir
  llvm/test/CodeGen/AMDGPU/GlobalISel/urem.i32.ll
  llvm/test/CodeGen/AMDGPU/GlobalISel/urem.i64.ll
  llvm/unittests/CodeGen/GlobalISel/CMakeLists.txt
  llvm/unittests/CodeGen/GlobalISel/KnownBitsTest.cpp
  llvm/unittests/CodeGen/GlobalISel/KnownBitsVectorTest.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D96122.327778.patch
Type: text/x-patch
Size: 97684 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210303/f7470fa1/attachment-0001.bin>