[PATCH] D96405: [DAGCombiner] Improve reduceBuildVecToShuffle Performance

[Michael Marjieh via Phabricator via llvm-commits]

mmarjieh updated this revision to Diff 327711.
mmarjieh added a comment.

Instead of reducing the number of vector_shuffle DAG nodes
in reduceBuildVecToShuffle, do this in a separate combine.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D96405/new/

https://reviews.llvm.org/D96405

Files:
  llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
  llvm/test/CodeGen/PowerPC/pre-inc-disable.ll
  llvm/test/CodeGen/PowerPC/scalar_vector_test_4.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D96405.327711.patch
Type: text/x-patch
Size: 13786 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210303/3d82b05e/attachment-0001.bin>