[PATCH] D97192: [RISCV] Unify scalable- and fixed-vector EXTRACT_SUBVECTOR lowering

[Craig Topper via Phabricator via llvm-commits]

craig.topper added inline comments.


================
Comment at: llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract-subvector.ll:73
+; LMULMAX2-NEXT:    vsetvli a0, a0, e32,m1,ta,mu
+; LMULMAX2-NEXT:    vse32.v v27, (a1)
+; LMULMAX2-NEXT:    ret
----------------
The elements we're looking for aren't guaranteed to be in v27. We only know the //minimum// width of a register is 128 bits. It might be 256 bits or more. In which case all 8 elements are all in v26. I think we have to always slide down to 0 using the full lmul.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D97192/new/

https://reviews.llvm.org/D97192