[PATCH] D97188: [AArch64] Add patterns for add(udot(0, x, y), z) -> udot(z, x, y).

Sjoerd Meijer via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Feb 22 05:33:11 PST 2021


SjoerdMeijer added inline comments.


================
Comment at: llvm/lib/Target/AArch64/AArch64InstrFormats.td:5626
+
+  def : Pat<(add (v2i32 V64:$Rd), (OpNode (v2i32 immAllZerosV), (v8i8 V64:$Rn), (v8i8 V64:$Rm))),
+            (!cast<Instruction>(NAME # "v8i8") $Rd, $Rn, $Rm)>;
----------------
As you know I don't mind nice and concise little patterns, but was wondering if we don't expect this simplification to happen earlier?


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D97188/new/

https://reviews.llvm.org/D97188



More information about the llvm-commits mailing list