[PATCH] D91629: [PowerPC] Handle FP physical register in inline asm constraint.

Sean Fertile via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Feb 17 06:29:09 PST 2021


This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG4e127bce2d11: [PowerPC] Handle FP physical register in inline asm constraint. (authored by sfertile).

Changed prior to commit:
  https://reviews.llvm.org/D91629?vs=305771&id=324288#toc

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D91629/new/

https://reviews.llvm.org/D91629

Files:
  llvm/lib/Target/PowerPC/PPCISelLowering.cpp
  llvm/test/CodeGen/PowerPC/inline-asm-physical-fpr-spe.ll
  llvm/test/CodeGen/PowerPC/inline-asm-physical-fpr.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D91629.324288.patch
Type: text/x-patch
Size: 4486 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210217/7b3dc525/attachment.bin>


More information about the llvm-commits mailing list