[PATCH] D96311: [SPARC] Recognize the prefetch instruction
Joerg Sonnenberger via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Feb 8 19:41:40 PST 2021
joerg updated this revision to Diff 322272.
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D96311/new/
https://reviews.llvm.org/D96311
Files:
llvm/lib/Target/Sparc/SparcInstrInfo.td
llvm/test/MC/Sparc/sparcv9-instructions.s
Index: llvm/test/MC/Sparc/sparcv9-instructions.s
===================================================================
--- llvm/test/MC/Sparc/sparcv9-instructions.s
+++ llvm/test/MC/Sparc/sparcv9-instructions.s
@@ -301,3 +301,13 @@
! V9: st %o1, [%o0] ! encoding: [0xd2,0x22,0x00,0x00]
stw %o1, [%o0]
+
+ ! V8: error: instruction requires a CPU feature not currently enabled
+ ! V8-NEXT: prefetch [ %i1 + 0xf80 ], 1
+ ! V9: prefetch [%i1+3968], 1 ! encoding: [0xc3,0x6e,0x6f,0x80]
+ prefetch [ %i1 + 0xf80 ], 1
+
+ ! V8: error: instruction requires a CPU feature not currently enabled
+ ! V8-NEXT: prefetch [ %i1 + %i2 ], 1
+ ! V9: prefetch [%i1+%i2], 1 ! encoding: [0xc3,0x6e,0x40,0x1a]
+ prefetch [ %i1 + %i2 ], 1
Index: llvm/lib/Target/Sparc/SparcInstrInfo.td
===================================================================
--- llvm/lib/Target/Sparc/SparcInstrInfo.td
+++ llvm/lib/Target/Sparc/SparcInstrInfo.td
@@ -1623,6 +1623,17 @@
}
}
+// Section A.42 - Prefetch Data
+let Predicates = [HasV9] in {
+ def PREFETCHr : F3_1<3, 0b101101,
+ (outs), (ins MEMrr:$addr, shift_imm5:$rd),
+ "prefetch [$addr], $rd", []>;
+ def PREFETCHi : F3_2<3, 0b101101,
+ (outs), (ins MEMri:$addr, shift_imm5:$rd),
+ "prefetch [$addr], $rd", []>;
+}
+
+
// Section A.43 - Read Privileged Register Instructions
let Predicates = [HasV9] in {
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D96311.322272.patch
Type: text/x-patch
Size: 1515 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210209/e370039a/attachment.bin>
More information about the llvm-commits
mailing list