[PATCH] D95870: [RISCV] Support the scalable-vector fadd reduction intrinsic

Fraser Cormack via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Feb 5 02:25:15 PST 2021


frasercrmck updated this revision to Diff 321684.
frasercrmck added a comment.

- address Craig's suggestions to use a splat instead of insertelt0
- could perhaps merge the int and fp reduction lowering code if we wanted to,

though it's not a perfect fit


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D95870/new/

https://reviews.llvm.org/D95870

Files:
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/lib/Target/RISCV/RISCVISelLowering.h
  llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td
  llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp
  llvm/test/CodeGen/RISCV/rvv/vreductions-fp-sdnode.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D95870.321684.patch
Type: text/x-patch
Size: 24431 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210205/7ff2eb06/attachment.bin>


More information about the llvm-commits mailing list