[PATCH] D95443: IR/AArch64/X86: add "swifttailcc" calling convention.

[Varun Gandhi via Phabricator via llvm-commits]

varungandhi-apple added inline comments.


================
Comment at: llvm/docs/CodeGenerator.rst:2066-2076
 Tail call optimization, callee reusing the stack of the caller, is currently
 supported on x86/x86-64, PowerPC, and WebAssembly. It is performed on x86/x86-64
 and PowerPC if:
 
 * Caller and callee have the calling convention ``fastcc``, ``cc 10`` (GHC
   calling convention), ``cc 11`` (HiPE calling convention), or ``tailcc``.
 
----------------
I think this section needs to be updated to also mention `swifttailcc`.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D95443/new/

https://reviews.llvm.org/D95443