[PATCH] D90853: [RISCV] Add DAG nodes to represent read/write CSR
Serge Pavlov via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Feb 1 04:08:50 PST 2021
sepavloff updated this revision to Diff 320433.
sepavloff added a comment.
Herald added a subscriber: vkmr.
Removed read-only variants of CSRRC and CSRRS. Rebased.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D90853/new/
https://reviews.llvm.org/D90853
Files:
llvm/lib/Target/RISCV/RISCVISelLowering.cpp
llvm/lib/Target/RISCV/RISCVISelLowering.h
llvm/lib/Target/RISCV/RISCVInstrInfo.td
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D90853.320433.patch
Type: text/x-patch
Size: 4628 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210201/315df721/attachment.bin>
More information about the llvm-commits
mailing list