[PATCH] D95564: [GlobalISel] Add G_ASSERT_ZEXT

[Jessica Paquette via Phabricator via llvm-commits]

paquette updated this revision to Diff 319711.
paquette added a comment.

- Update documentation to include that this behaves like a COPY
- Add two testcases for invalid registers to the MachineVerifier test (type mismatch, physical register)


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D95564/new/

https://reviews.llvm.org/D95564

Files:
  llvm/docs/GlobalISel/GenericOpcode.rst
  llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h
  llvm/include/llvm/CodeGen/TargetOpcodes.h
  llvm/include/llvm/Support/TargetOpcodes.def
  llvm/include/llvm/Target/GenericOpcodes.td
  llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp
  llvm/lib/CodeGen/MachineVerifier.cpp
  llvm/test/CodeGen/AArch64/GlobalISel/legalize-ignore-hint.mir
  llvm/test/MachineVerifier/test_g_assert_ext.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D95564.319711.patch
Type: text/x-patch
Size: 9536 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210128/6303dd39/attachment-0001.bin>