[PATCH] D95563: [RISCV] Add initial support for 128-bit fixed vectors with RVV.
Craig Topper via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Jan 27 15:10:16 PST 2021
craig.topper updated this revision to Diff 319690.
craig.topper added a comment.
Support fneg based on D95568 <https://reviews.llvm.org/D95568>
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D95563/new/
https://reviews.llvm.org/D95563
Files:
llvm/lib/Target/RISCV/RISCVISelLowering.cpp
llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td
llvm/lib/Target/RISCV/RISCVRegisterInfo.td
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp.ll
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D95563.319690.patch
Type: text/x-patch
Size: 43730 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210127/659ff6b9/attachment.bin>
More information about the llvm-commits
mailing list