[PATCH] D94949: [AArch64][RegAllocFast] Add findSpillBefore to TargetRegisterInfo

[Tomas Matheson via Phabricator via llvm-commits]

tmatheson updated this revision to Diff 319483.
tmatheson added a comment.

Use Optional rather than returning 0 (==TargetOpcode::PHI).
Rename isExclusiveLoad to IsExclusiveLoad.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D94949/new/

https://reviews.llvm.org/D94949

Files:
  llvm/include/llvm/CodeGen/TargetRegisterInfo.h
  llvm/lib/CodeGen/RegAllocFast.cpp
  llvm/lib/CodeGen/TargetRegisterInfo.cpp
  llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp
  llvm/lib/Target/AArch64/AArch64RegisterInfo.h
  llvm/lib/Target/ARM/ARMRegisterInfo.cpp
  llvm/lib/Target/ARM/ARMRegisterInfo.h
  llvm/test/CodeGen/ARM/atomicrmw_exclusive_monitor.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D94949.319483.patch
Type: text/x-patch
Size: 28663 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210127/cb295cab/attachment.bin>