[PATCH] D95326: [GlobalISel] Implement widenScalar for carry-in add/sub

[Cassie Jones via Phabricator via llvm-commits]

porglezomp updated this revision to Diff 319072.
porglezomp added a comment.

Change MachineOperand variable to Register, use getReg(0) on MachineInstrBuilder


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D95326/new/

https://reviews.llvm.org/D95326

Files:
  llvm/include/llvm/CodeGen/GlobalISel/LegalizerHelper.h
  llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp
  llvm/test/CodeGen/AArch64/GlobalISel/legalize-sadde.mir
  llvm/test/CodeGen/AArch64/GlobalISel/legalize-ssube.mir
  llvm/test/CodeGen/AArch64/GlobalISel/legalize-uadde.mir
  llvm/test/CodeGen/AArch64/GlobalISel/legalize-usube.mir
  llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-sadde.mir
  llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-ssube.mir
  llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-uadde.mir
  llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-usube.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D95326.319072.patch
Type: text/x-patch
Size: 20008 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210125/4245eb4b/attachment-0001.bin>