[PATCH] D95148: [RISCV] Spilling for RISC-V V extension. (2nd version)
Fraser Cormack via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Jan 25 02:20:41 PST 2021
frasercrmck added inline comments.
================
Comment at: llvm/test/CodeGen/RISCV/rvv/spill-vector-csr.ll:1
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
+; RUN: llc -mtriple=riscv64 -mattr=+experimental-v,+d -mattr=+d -O0 < %s \
----------------
Might be good to have RV32 tests too
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D95148/new/
https://reviews.llvm.org/D95148
More information about the llvm-commits
mailing list