[PATCH] D94155: [X86] Fix tile config register spill issue.
Pengfei Wang via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Jan 19 18:40:48 PST 2021
pengfei accepted this revision.
pengfei added a comment.
This revision is now accepted and ready to land.
LGTM, but let's wait for one day or two to see others' opinions.
================
Comment at: llvm/lib/Target/X86/X86PreTileConfig.cpp:227
-static void addTileCFGUse(MachineFunction &MF, Register CFG) {
- for (MachineBasicBlock &MBB : MF) {
+void X86PreTileConfig::reloadTileConfig(int FI) {
+ SmallSet<MachineInstr *, 8> MIVisited;
----------------
The code here looks correct but not optimized to me. But I think we can land it first and refine it later.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D94155/new/
https://reviews.llvm.org/D94155
More information about the llvm-commits
mailing list