[PATCH] D94726: [X86] Add segment and address-size override prefixes
Bill Wendling via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Jan 14 14:38:04 PST 2021
void created this revision.
void added reviewers: craig.topper, t.p.northover.
Herald added subscribers: pengfei, hiraditya.
void requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.
X86 allows for the "addr32" and "addr16" address size override prefixes.
Also, these and the segment override prefixes should be recognized as
valid prefixes.
Repository:
rG LLVM Github Monorepo
https://reviews.llvm.org/D94726
Files:
llvm/lib/Target/X86/AsmParser/X86AsmParser.cpp
llvm/lib/Target/X86/X86InstrSystem.td
llvm/test/MC/X86/addr16-32.s
llvm/test/MC/X86/segment-prefix.s
Index: llvm/test/MC/X86/segment-prefix.s
===================================================================
--- /dev/null
+++ llvm/test/MC/X86/segment-prefix.s
@@ -0,0 +1,21 @@
+# RUN: llvm-mc %s -triple x86_64-linux-gnu -filetype=obj -o - | llvm-objdump -d - | FileCheck %s
+
+.text
+.global foo
+foo:
+ cs outsl
+ ds outsl
+ es outsw
+ fs outsw
+ gs outsl
+ ss outsl
+ retq
+
+# CHECK: <foo>:
+# CHECK-NEXT: 2e 6f outsl %cs:(%rsi), %dx
+# CHECK-NEXT: 3e 6f outsl %ds:(%rsi), %dx
+# CHECK-NEXT: 26 66 6f outsw %es:(%rsi), %dx
+# CHECK-NEXT: 64 66 6f outsw %fs:(%rsi), %dx
+# CHECK-NEXT: 65 6f outsl %gs:(%rsi), %dx
+# CHECK-NEXT: 36 6f outsl %ss:(%rsi), %dx
+# CHECK-NEXT: c3 retq
Index: llvm/test/MC/X86/addr16-32.s
===================================================================
--- /dev/null
+++ llvm/test/MC/X86/addr16-32.s
@@ -0,0 +1,24 @@
+# RUN: llvm-mc %s -triple x86_64-linux-gnu -filetype=obj -o - | llvm-objdump -d - | FileCheck %s
+
+.text
+.global foo
+foo:
+ insl
+ gs outsl
+ .code64
+ addr32 insl
+ addr32 gs outsl
+ .code32
+ addr16 insl
+ addr16 gs outsl
+ .code64
+ retq
+
+# CHECK: <foo>:
+# CHECK-NEXT: 6d insl %dx, %es:(%rdi)
+# CHECK-NEXT: 65 6f outsl %gs:(%rsi), %dx
+# CHECK-NEXT: 67 6d insl %dx, %es:(%edi)
+# CHECK-NEXT: 67 65 6f outsl %gs:(%esi), %dx
+# CHECK-NEXT: 67 6d insl %dx, %es:(%edi)
+# CHECK-NEXT: 67 65 6f outsl %gs:(%esi), %dx
+# CHECK-NEXT: c3 retq
Index: llvm/lib/Target/X86/X86InstrSystem.td
===================================================================
--- llvm/lib/Target/X86/X86InstrSystem.td
+++ llvm/lib/Target/X86/X86InstrSystem.td
@@ -171,6 +171,17 @@
def GS_PREFIX : I<0x65, PrefixByte, (outs), (ins), "gs", []>;
} // SchedRW
+//===----------------------------------------------------------------------===//
+// Address-size override prefixes.
+//
+
+let SchedRW = [WriteNop] in {
+def ADDR16_PREFIX : I<0x67, PrefixByte, (outs), (ins), "addr16", []>,
+ Requires<[In32BitMode]>;
+def ADDR32_PREFIX : I<0x67, PrefixByte, (outs), (ins), "addr32", []>,
+ Requires<[In64BitMode]>;
+} // SchedRW
+
//===----------------------------------------------------------------------===//
// Moves to and from segment registers.
//
Index: llvm/lib/Target/X86/AsmParser/X86AsmParser.cpp
===================================================================
--- llvm/lib/Target/X86/AsmParser/X86AsmParser.cpp
+++ llvm/lib/Target/X86/AsmParser/X86AsmParser.cpp
@@ -3260,11 +3260,13 @@
// repz repnz <insn> ; GAS errors for the use of two similar prefixes
// lock addq %rax, %rbx ; Destination operand must be of memory type
// xacquire <insn> ; xacquire must be accompanied by 'lock'
- bool isPrefix = StringSwitch<bool>(Name)
- .Cases("rex64", "data32", "data16", true)
- .Cases("xacquire", "xrelease", true)
- .Cases("acquire", "release", isParsingIntelSyntax())
- .Default(false);
+ bool isPrefix =
+ StringSwitch<bool>(Name)
+ .Cases("cs", "ds", "es", "fs", "gs", "ss", true)
+ .Cases("rex64", "data32", "data16", "addr32", "addr16", true)
+ .Cases("xacquire", "xrelease", true)
+ .Cases("acquire", "release", isParsingIntelSyntax())
+ .Default(false);
auto isLockRepeatNtPrefix = [](StringRef N) {
return StringSwitch<bool>(N)
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D94726.316785.patch
Type: text/x-patch
Size: 3735 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210114/1d0153a8/attachment.bin>
More information about the llvm-commits
mailing list