[PATCH] D94249: [RISCV] Custom lower ISD::VSCALE.
Craig Topper via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Jan 13 16:59:21 PST 2021
craig.topper updated this revision to Diff 316537.
craig.topper added a comment.
-Remove a FIXME. Just because the minimum VLEN might be defined as 128 doesn't mean we need to change our type mappings.
-Reword the description of why we divide by 8 to not talk about VLEN.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D94249/new/
https://reviews.llvm.org/D94249
Files:
llvm/lib/Target/RISCV/RISCVISelLowering.cpp
llvm/lib/Target/RISCV/RISCVISelLowering.h
llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
llvm/lib/Target/RISCV/RISCVMCInstLower.cpp
llvm/test/CodeGen/RISCV/rvv/rvv-vscale.i32.ll
llvm/test/CodeGen/RISCV/rvv/rvv-vscale.i64.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D94249.316537.patch
Type: text/x-patch
Size: 8717 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210114/07159e45/attachment.bin>
More information about the llvm-commits
mailing list