[PATCH] D94242: [RISCV] Add scalable vector fcmp ISel patterns
Fraser Cormack via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Jan 11 03:45:15 PST 2021
frasercrmck updated this revision to Diff 315746.
frasercrmck added a comment.
expand o?(gt|ge) operations
support both vf and fv for all operations
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D94242/new/
https://reviews.llvm.org/D94242
Files:
llvm/lib/Target/RISCV/RISCVISelLowering.cpp
llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td
llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv32.ll
llvm/test/CodeGen/RISCV/rvv/setcc-fp-rv64.ll
llvm/test/CodeGen/RISCV/rvv/vsplats-fp.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D94242.315746.patch
Type: text/x-patch
Size: 241165 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210111/2a246b86/attachment-0001.bin>
More information about the llvm-commits
mailing list