[PATCH] D94375: [RISCV] Convert most of the information about RVV Pseudos into bits in TSFlags.

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sun Jan 10 11:37:44 PST 2021


craig.topper created this revision.
craig.topper added reviewers: HsiangKai, evandro, frasercrmck, rogfer01.
Herald added subscribers: NickHung, luismarques, apazos, sameer.abuasal, pzheng, s.egerton, lenary, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, edward-jones, zzheng, jrtc27, shiva0217, kito-cheng, niosHD, sabuasal, simoncook, johnrusso, rbar, asb, hiraditya.
craig.topper requested review of this revision.
Herald added a subscriber: MaskRay.
Herald added a project: LLVM.

This patch moves all but the BaseInstr to bits in TSFlags.

For the index fields, we can just use a bit to indicate their presence.
The locations of the operands are well defined.

This reduces the llc binary by about 32K on my build. It also
removes the binary search of the table from the custom inserter.
Instead we just check that the SEW op is present.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D94375

Files:
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/lib/Target/RISCV/RISCVInstrFormats.td
  llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
  llvm/lib/Target/RISCV/RISCVMCInstLower.cpp
  llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.h

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D94375.315668.patch
Type: text/x-patch
Size: 16972 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210110/9c0012b3/attachment.bin>


More information about the llvm-commits mailing list