[PATCH] D93898: [X86] Fix tile register spill issue.

Wei Xiao via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Jan 6 18:37:35 PST 2021

Previous message: [PATCH] D92486: Set option default for enabling memory ssa for new pass manager loop sink pass to true.
Next message: [PATCH] D93898: [X86] Fix tile register spill issue.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

wxiao3 accepted this revision.
wxiao3 added a comment.
This revision is now accepted and ready to land.

LGTM. But I suggest you waiting for one or two days to see if @qcolombet or others object.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D93898/new/

https://reviews.llvm.org/D93898

Previous message: [PATCH] D92486: Set option default for enabling memory ssa for new pass manager loop sink pass to true.
Next message: [PATCH] D93898: [X86] Fix tile register spill issue.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list