[PATCH] D94160: [AArch64][SVE] Add lowering for llvm abs intrinsic

David Sherwood via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Jan 6 06:23:18 PST 2021


david-arm updated this revision to Diff 314878.
david-arm added a comment.

- Added support for using SVE with fixed length vectors.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D94160/new/

https://reviews.llvm.org/D94160

Files:
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/lib/Target/AArch64/AArch64ISelLowering.h
  llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td
  llvm/lib/Target/AArch64/SVEInstrFormats.td
  llvm/test/CodeGen/AArch64/sve-fixed-length-int-arith.ll
  llvm/test/CodeGen/AArch64/sve-int-arith.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D94160.314878.patch
Type: text/x-patch
Size: 21340 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210106/8fa63406/attachment.bin>


More information about the llvm-commits mailing list