[PATCH] D94113: [PowerPC] Fix issue where vsrq is given incorrect shift vector

Stefan Pintilie via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Jan 6 03:56:41 PST 2021


This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rGcb0c034edc98: [PowerPC] Fix issue where vsrq is given incorrect shift vector (authored by stefanp).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D94113/new/

https://reviews.llvm.org/D94113

Files:
  llvm/lib/Target/PowerPC/PPCInstrPrefix.td
  llvm/test/CodeGen/PowerPC/p10-vector-shift.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D94113.314850.patch
Type: text/x-patch
Size: 4749 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210106/e3860ffd/attachment.bin>


More information about the llvm-commits mailing list