[PATCH] D93843: [RISCV] Replace i32 with XLenVT in (add AddrFI, simm12) isel patterns.

[Craig Topper via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rGdc9ac0e82076: [RISCV] Replace i32 with XLenVT in (add AddrFI, simm12) isel patterns. (authored by craig.topper).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D93843/new/

https://reviews.llvm.org/D93843

Files:
  llvm/lib/Target/RISCV/RISCVInstrInfo.td
  llvm/test/CodeGen/RISCV/vararg.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D93843.314410.patch
Type: text/x-patch
Size: 8758 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210104/69f80d62/attachment-0001.bin>