[PATCH] D93364: [RISCV] Load/Store vector mask types.

Hsiangkai Wang via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sun Jan 3 17:57:26 PST 2021

Previous message: [PATCH] D93750: [RISCV] Frame handling for RISC-V V extension.
Next message: [PATCH] D93812: [RISCV] Handle stack rounding only in RISCVFrameLowering.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

HsiangKai added a comment.

To consider the frame handling in D93750 <https://reviews.llvm.org/D93750>, is it reasonable to load/store whole vector registers for mask types regardless which kind of mask types?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D93364/new/

https://reviews.llvm.org/D93364

Previous message: [PATCH] D93750: [RISCV] Frame handling for RISC-V V extension.
Next message: [PATCH] D93812: [RISCV] Handle stack rounding only in RISCVFrameLowering.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list