[PATCH] D93835: [ARM] Handle any extend whilst lowering addw/addl/subw/subl

Simon Pilgrim via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Dec 28 01:15:28 PST 2020

Previous message: [PATCH] D93840: [InstCombine] Disable unsafe select transform behind a flag
Next message: [PATCH] D93835: [ARM] Handle any extend whilst lowering addw/addl/subw/subl
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

RKSimon added a comment.

@dmgreen I hit a similar problem on D56387 <https://reviews.llvm.org/D56387> where certain VMULL patterns failed when SimplifyDemandedBits simplified a zext/sext to just an aext


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D93835/new/

https://reviews.llvm.org/D93835

Previous message: [PATCH] D93840: [InstCombine] Disable unsafe select transform behind a flag
Next message: [PATCH] D93835: [ARM] Handle any extend whilst lowering addw/addl/subw/subl
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list