[PATCH] D93284: [RISCV] Refine vector load/store tablegen pattern, NFC.

[Zakk Chen via Phabricator via llvm-commits]

This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG15ce0ab7ac46: [RISCV] Refine vector load/store tablegen pattern, NFC. (authored by khchen).

Changed prior to commit:
  https://reviews.llvm.org/D93284?vs=311912&id=312086#toc

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D93284/new/

https://reviews.llvm.org/D93284

Files:
  llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
  llvm/test/CodeGen/RISCV/rvv/add-vsetvli-gpr.mir
  llvm/test/CodeGen/RISCV/rvv/add-vsetvli-vlmax.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D93284.312086.patch
Type: text/x-patch
Size: 14411 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20201216/cc1cffaa/attachment.bin>